

09-21-00

A

PATENT APPLICATION
Docket No.: 45688-00006
US-2953-WLJ

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

jc658 U.S. PTO
09/665818
09/20/00

In re patent application of: Chien-Ping HUANG

For: SEMICONDUCTOR PACKAGE FOR ENHANCING HEAT DISSIPATION

BOX PATENT APPLICATION
Commissioner of Patents
Washington, D.C. 20231

CERTIFICATE OF MAILING BY EXPRESS MAIL
"EXPRESS MAIL" Mailing Label No. EL524961911US
Date of Deposit: <u>Sept. 20, 2000</u>
I hereby certify that the paper(s) and/or fee(s) listed below are attached hereto and are being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents, Washington, D.C. 20231
Type or Print Name: <u>DOROTHY MACKINNON</u>
Signature: <u>Dorothy MacKinnon</u>

Sir:

PATENT APPLICATION TRANSMITTAL LETTER

Transmitted herewith for filing, please find the following:

1. (XX) The specification of the above-referenced patent application is enclosed herewith (15 page(s) including claim(s) and Abstract).
2. (XX) Five (5) sheet(s) of:
 informal drawing(s) is (are) enclosed herewith.
 X formal drawing(s) is (are) enclosed herewith.

3. (X) The fees for this application have been calculated and included as shown below (Prior to calculating the fees, please enter any enclosed preliminary amendment.):

	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$690
TOTAL CLAIMS	20-20	0	\$18	0
INDEPENDENT CLAIMS	3- 3	0	\$78	0
MULTIPLE DEPENDENT CLAIM(S) PRESENTED			\$260	
TOTAL FEES:				\$690.00
Deduct One-Half for Small Entity Status				
Assignment Recordal Fee			\$40	40.00
TOTAL AMOUNT DUE:				\$730.00

4. X Checks in the amount of \$ 690.00 and \$ 40.00 are enclosed herewith. Please charge any deficiency or credit any overpayment to Deposit Account No. 10-0447.

_____ Please charge my Deposit Account No. _____ in the amount of \$ _____. Please charge any deficiency or credit any overpayment to Deposit Account No. _____.

5. (X) An oath or declaration is enclosed herewith that is:

_____ Unsigned

 X Newly executed per 37 CFR 1.63(a) and (b).

_____ A copy of the executed declaration filed in the prior application upon which priority is based, showing the signature or an indication thereon that it was signed; and:

_____ This application is being filed fewer than all of the inventors named in the prior application and it is requested that the following name or names be deleted from the list of inventors in the prior application for this continuation or divisional application:

_____ The prior application was accorded status under 37 CFR § 1.47 and is accompanied by:

_____ A copy of the decision granting a petition to accord Sec. 1.47 status to the prior application

(unless all of the inventors have or legal representatives have filed an oath or declaration to join in the prior application).


— A copy of the subsequently executed oath(s) or declaration(s) filed by the inventor(s) or legal representative(s) that have subsequently joined in the prior application.

6. (X) The power of attorney for this application:
 X is appointed in the newly executed Oath or Declaration submitted herewith.
 — is appointed by the power of attorney enclosed herewith.
 — remains the same as originally in the parent application.
 — was changed during the prosecution of the parent application and a copy of the change in the power of attorney is enclosed herewith.
7. (XX) The correspondence address for this application shall be:
 Stanley R. Moore, Esq.
 Jenkins and Gilchrist, P.C.
 3200 Fountain Place
 1445 Ross Ave.
 Dallas, Texas 75202
 X which is a new correspondence address or a change therein.
 — which is the same as originally in the parent application.
 — which is the change in the correspondence address that was filed during the prosecution of the parent application.
8. (X) Priority is hereby claimed under 35 USC 119 and 172 to the following foreign applications:
- | Country | Serial No. | Date |
|----------------------|-----------------|--------------------|
| <u>Taiwan R.O.C.</u> | <u>89115701</u> | <u>04 Aug 2000</u> |
| _____ | _____ | _____ |
| _____ | _____ | _____ |
- and:
 — A certified copy of each application is enclosed herewith.
 — A certified copy of each application was filed in prior application Serial No. _____.
9. () A verified statement claiming small entity status under 37 CFR 1.9 and 1.27:
 — is enclosed herewith.
 — was filed in parent application Serial No. _____, and such status remains unchanged and is requested for this application.
10. () A preliminary amendment is enclosed herewith.
11. () An Information Disclosure Statement with Modified PTO Form 1449 and a copy of the cited references are enclosed herewith.

12. (XX) An Assignment of the invention to SILICONWARE PRECISION INDUSTRIES CO., LTD. with cover sheet and recordation fee is enclosed herewith for recordation by the Assignment Branch.
13. (XX) The Commissioner is hereby authorized to charge payment, or to credit any overpayment, of the following fees associated with this filing or during the pendency of this application to Deposit Account No. 10-0447.
- X Any patent application filing fees under 37 CFR 1.16.
X Any patent application processing fees under 37 CFR 1.17.
— The issue fee under 37 CFR 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR 1.311(b).
14. () Other (specify): _____

_____.
15. (XX) Confirmation Postcard.

Respectfully submitted,


Stanley R. Moore
Reg. No. 26,958

Jenkins & Gilchrist, P.C.
3200 Fountain Place
1445 Ross Avenue
Dallas, Texas 75202-2799
214/855-4713
214/855-4300 (Fax)

SEMICONDUCTOR PACKAGE FOR ENHANCING HEAT
DISSIPATION

BACKGROUND OF THE INVENTION

1. Field of the invention

5 The present invention relates to a heat-dissipation-enhanced semiconductor package, and particularly to a heat-dissipation-enhanced semiconductor package which could be applied in a thin product for reducing the probability of product's delamination and the steps of manufacturing process.

10 **2. Description of the related art**

For the technology of semiconductor package, how to efficiently resolve the problem of heat dissipation is a very important issue. A semiconductor package with bad heat dissipation could not only create a series of errors, but also reduce the product reliability and increase much
15 manufacturing cost.

FIG. 1 shows a prior art DHS (Drop-in Heat Sink) structure of a semiconductor package disclosed in U.S. Patent No. 5,225,710. The package structure comprises: a die pad 14; a die 12, which is mounted to a first surface 141 of the die pad 14 with a die attach adhesive 15, such as a
20 silver paste; a plurality of leads 13, which are electrically connected to an active surface 121 of the die 12 with a plurality of bonding wires 17, such as gold wires; the die pad 14 and the plurality of leads 13 are all a part of a leadframe; a heat sink 16, which is located inside the lower mold 19 and contacts the bottom of the lower mold 19 with contacts 161 and 162, and
25 another surface of the heat sink is attached to the second surface 142 of the die pad 14; and an encapsulant 11, which is injected to fill the molding cavity of the package structure when the upper mold 18 and lower mold 19 are closed. The characteristic of the prior art package structure is that the

heat generated by the die 12 could be dissipated from the die pad 14, through the heat sink 16 attached to the die pad 14 and then to the atmosphere.

FIG. 2 is a prior art EDHS (Exposed Drop-in Heat Sink) structure of a semiconductor package disclosed in U.S. Patent No. 5,381,042. The difference of the EDHS structure from the DHS structure is that a heat sink 21 with a flat bottom in the EDHS structure is directly exposed to the bottom of the semiconductor package unlike the heat sink 16 of the DHS structure contacting the bottom of the semiconductor package through the contacts 161 and 162. The exposed drop-in heat sink 21 has a larger contact area than the drop-in heat sink 16 to dissipate the heat. Therefore, the effect of heat dissipation in the EDHS structure is better than that in the DHS structure.

But both the DHS and EDHS structure have the following disadvantages:

1. During manufacturing processes, the heat sink should be put inside the lower mold 19 first, and the die pad 14 is then aligned to the heat sink. In other words, an extra process step is added, the cycle time of the manufacturing process is increased, and thus the throughput is reduced.
2. The drop-in heat sink 16 or the exposed drop-in heat sink 21 is covered by the encapsulant 11, but both the heat sinks and the encapsulant have different CTE (Coefficient of Thermal Expansion). When the structure suffers from expansion and shrinking, the effect of thermal stress will be created on the contact surface between the heat sink and the encapsulant, and delamination will be created on the contact surface. Besides, the amounts of the encapsulant 11 inside the upper mold 18 and lower mold 19 are not the same, and the package structure will be warped due to different shrinking strengthes after being cooled. The moisture in the atmosphere will permeate into cracks caused by delamination or warping, and the reliability of the semiconductor package will be reduced.

3. Besides, when the encapsulate 11 is injected, the heat sink 21 is fixed by four tie bars on the diagonals of the leadframe (not shown). As the strength of the four tie bars are not necessarily large enough to fix the heat sink 21, some flashed encapsulant will be left on the bottom of the semiconductor package after encapsulation. The manufacturing cost will be increased because a deflashing action should be taken.

4. In the above two prior arts, the heat dissipation paths start from the die 12, through the die pad 14, then through the heat sinks 16 or 21, and to the atmosphere at last. Because the heat dissipation paths are limited; for example, the plurality of leads cannot be used for dissipating the heat, the efficiency of the heat dissipation will be reduced.

5. For some thin products, such as some consumer IC whose thickness P is less than 1.00mm (in other words, the thickness of the lower mold is less than 0.45mm), the heat sink 16 or 21 cannot be put inside the package due to small thickness.

SUMMARY OF THE INVENTION

The first object of the present invention is to propose a semiconductor package which has no need to put a heat sink inside the lower mold before it is encapsulated.

The second object of the present invention is to propose a semiconductor package which will not cause delamination due to different CTE between the encapsulant and the heat sink.

The third object of the present invention is to propose a semiconductor package which has no need to process a deflashing process.

The fourth object of the present invention is to propose a semiconductor package which could use a plurality of leads for dissipating the heat generated by the die.

The fifth object of the present invention is to propose a semiconductor package which could be applied in a thin product, such as TQFP (Thin Quad Flat Package) or TSOP (Thin Small Outline Package).

For achieving the above purposes, the present invention discloses a semiconductor package for enhancing heat dissipation. Only the upper
5 mold is encapsulated, and a heat sink having a thickness variable with demands is mounted to the die pad and a part of the plurality of leads with a thermally conductive and electrically insulating adhesive glue. As the thickness of the heat sink is adjustable according to user's demands, and is
10 not limited by the thickness specification of the lower mold in prior art, the present invention is more suitable for manufacturing thin products. The width of the heat sink covers the die pad and a part of the plurality of leads, therefore the heat generated by the die could be not only dissipated to the atmosphere through the heat sink and leadframe, but also dissipated through
15 the heat sink and the printed circuit board mounted to the leads of the leadframe by conduction. In manufacturing process of the semiconductor package for enhancing heat dissipation, there is no need to be aligned accurately between the die pad and the heat sink, and is also no need to pressure the heat sink by the tie bars of the leadframe, therefore the cycle time of manufacturing process would be reduced, and the throughput would
20 be raised. Besides, the heat sink according to the present invention is not encapsulated inside the lower mold, but mounted to the die pad and a part of the plurality of leads with an adhesive glue, therefore even the CTEs of the heat sink and encapsulant or the leadframe are not the same, the encapsulant will not be cracked or delaminated when the structure suffers
25 from expansion and shrinking, and the reliability of the semiconductor package will be raised. Finally, even the flash is created when encapsulating the upper mold, and the bad appearance will be hidden after mounting the heat sink to the die pad and a part of the plurality of leads. In
30 other words, the present invention would avoid the deflashing step in prior art.

The first embodiment of the semiconductor package for enhancing heat dissipation according to the present invention mainly comprises a die, a leadframe, an encapsulant and a heat sink. The leadframe includes a die pad having a first surface which the die is mounted to and a plurality of leads electrically connected to an active surface of said die through a plurality of bonding wires. The encapsulant is used to seal said die and leadframe. The heat sink is mounted to the second surface of the die pad and the plurality of leads with a thermally conductive and electrically insulating adhesive glue.

The second embodiment of the semiconductor package for enhancing heat dissipation according to the present invention mainly comprises a die, a leadframe, an encapsulant and a heat sink. The die includes an active surface and a second surface. The leadframe includes a central-hole die pad and a plurality of leads, wherein the central-hole die pad has a first surface which the die is mounted to and a second surface. The plurality of leads are electrically connected to the active surface of the die through a plurality of bonding wires. The encapsulant is used to seal the die and leadframe. The heat sink is a T-type structure, mounted to the second surface of the die, the second surface of the die pad and the plurality of leads with a thermally conductive and electrically insulating adhesive glue.

The third embodiment of the semiconductor package for enhancing heat dissipation according to the present invention mainly comprises a die, a leadframe, an encapsulant and a heat sink. The die includes an active surface. The leadframe includes a plurality of leads for mounting the die and a plurality of leads electrically connected to an active surface of the die through a plurality of bonding wires. The encapsulant is used to seal the die and leadframe. The heat sink is mounted to the plurality of leads with a thermally conductive and electrically insulating adhesive glue.

The manufacturing method of the first embodiment of the semiconductor package for enhancing heat dissipation according to the

present invention mainly comprises steps (a) to (d). In step (a), the die is mounted to the first surface of the die pad, and the plurality of bonding wires are used to electrically connect the active surface of the die and the plurality of leads. In step (b), an upper mold for sealing the die and leadframe is encapsulated. In step (c), the heat sink is mounted to the second surface of the die pad and a part of the plurality of leads with the thermally conductive and electrically insulating adhesive glue. In step (d), the leadframe is formed and singulated.

The manufacturing method of the second embodiment of the semiconductor package for enhancing heat dissipation according to the present invention mainly comprises steps (a) to (d). In step (a), the die is mounted to the first surface of the die pad, and the plurality of bonding wires are used to electrically connect the active surface of the die and the plurality of leads. In step (b), an upper mold for sealing the die and leadframe is encapsulated. In step (c), the heat sink is mounted to the second surface of the die, the second surface of the die pad and a part of the plurality of leads with the thermally conductive and electrically insulating adhesive glue. In step (d), the leadframe is formed and singulated.

The manufacturing method of the third embodiment of the semiconductor package for enhancing heat dissipation according to the present invention mainly comprises steps (a) to (d). In step (a), a die is mounted to the plurality of leads, and the plurality of bonding wires are used to electrically connect the active surface of the die and the plurality of leads. In step (b), only the upper mold for sealing said die and leadframe is encapsulated. In step (c), the heat sink is mounted to a part of the plurality of leads with the thermally conductive and electrically insulating adhesive glue. In step (d), the leadframe is formed and singulated.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described according to the appended drawings in which:

FIG. 1 is a prior art DHS structure of a semiconductor package;

FIG. 2 is a prior art EDHS structure of a semiconductor package;

FIGs. 3(a) to 3(d) show semi-products manufactured by a manufacturing process of the present invention;

5 FIG. 4 shows an embodiment of a cavity-down package structure according to the present invention;

FIG. 5 shows an embodiment of a package structure according to the present invention; and

10 FIG. 6 shows another embodiment of a package structure according to the present invention.

PREFERRED EMBODIMENT OF THE PRESENT INVENTION

FIGs. 3(a) to 3(d) show semi-products manufactured by the manufacturing process of the present invention. As shown in FIG. 3(a), a die 12 is mounted to a first surface 141 of the die pad 14 first, and the wiring bonding is processed between the active surface 121 of the die 12 and a plurality of leads 13. Afterwards, only the upper mold 18 is encapsulated.

15

As shown in FIG. 3(b), after the encapsulation of the upper mold 18, a heat sink 31 is mounted to the second surface 142 of the die pad 14 and a part of the plurality of leads 13 with adhesive glue 32. The thickness of the heat sink 31 could be suitably chosen according to the specification of the thin product. Therefore the limitation in prior art that the thickness of the heat sink should be less than that of the lower mold can be avoided in the present invention. The adhesive glue 32 should be a thermally conductive but not electrically conductive one, such as well-known epoxy, B-stage epoxy or silicone, and the present invention does not limit the kind of the materials. If a well-known B-stage epoxy, which is half-dry at about 50°C,

20

25

is used as adhesive glue, the heat sink 31 will be firmly mounted to the die pad 14, the encapsulant 11 and a part of the plurality of leads 13 due to high pressures and high temperatures. The material of the heat sink 31 could be made of well-known copper, copper alloy, aluminum or aluminum alloy, and the present invention does not limit the kind of the materials.

As shown in FIG. 3(c), after the heat sink 31 mounted to the upper mold 18, a forming step is executed to bend the plurality of leads 13 towards the heat sink 31, and a singulating step is executed to cut off the four tie bars (not shown) of the leadframe.

The structure in FIG. 3(c) is to bend the plurality of leads towards the heat sink 31 in the forming step to form a so-called "cavity-up type" package. Another structure in FIG. 3(d) is to warp the plurality of leads towards the direction of the upper mold 18 in forming step to form a so-called "cavity-down type" package.

FIG. 4 shows an embodiment of a cavity-down package structure according to the present invention. In the structure of FIG. 4, the top of the heat sink 31 is further added a heat radiator 41 for dissipating the heat generated by the die 12 to the atmosphere by convection and radiation.

FIG. 5 shows an embodiment of a package structure according to the present invention. The difference between the embodiment in FIG. 4 and that in FIG. 5 is that the die pad 14 is a central-hole type, means that the die pad 14 could be split into two parts and left a central hole. The advantage of the design is to reduce the probability of delamination between the die 12 and the die pad 14. The heat sink 31 could be a T-shaped structure. After the encapsulation of the upper mold 18, the heat sink 31 is mounted to the second surface 122 of the die 12, the die pad 14 and the leads 13, and the manufacturing process is finished by the forming step and singulating step.

FIG. 6 shows another embodiment of a package structure according to the present invention. The difference from the above two embodiments

is that the package structure does not have a die pad, the die 12 is adhered to the leads 13 with die attach adhesive 15. The design is suitable to a leadframe mounted to the die of any sizes. As shown in FIGs. 3(b) and 3(c), after the encapsulation of the upper mold, the heat sink 31 is mounted to a part of the plurality of leads by the adhesive glue 32, and the manufacturing process is finished by the forming and singulating steps.

The heat sink 31 according to the invention is not inside the encapsulation. Therefore, even the CTEs of the heat sink 31 and the encapsulation are not the same, and the disadvantage of delamination will not occur due to the use of the adhesive glue as a buffering layer. Besides, cracks due to thermal stress would not be created. Therefore, the reliability of the package according to the present invention could be raised. Furthermore, the encapsulation is performed only in the upper mold. Therefore, there is no need to conduct a deflashing step as in the prior art because there is no flash on the heat sink. Although the bottom of the upper mold 18 would leave behind flash, the problem would be eliminated after the upper mold is mounted to the heat sink 31 with the adhesive glue 32, and the appearance and function of the semiconductor package according to the present invention will not be affected. In addition, as the die 12 and the plurality of leads 13 are mounted to the heat sink 31 with a thermally conductive adhesive glue 32, another heat dissipation path is formed and starts from the die 12, through the die pad 14, the heat sink 31, the plurality of leads 13, and to the printed circuit board (not shown) on which the package is mounted, in addition to the prior art path from the die 12, the die pad 14, the heat sink 31, and to the atmosphere.

The present invention does not limit the kind of the semiconductor packages, but is most suitable to the semiconductor packages of TQFP and TSOP.

The above-described embodiments of the present invention are intended to be illustrated only. Numerous alternative embodiments may be

[illegible]

What is claimed is :

1. A semiconductor package for enhancing heat dissipation, comprising:

a die including an active surface;

5 a leadframe, including:

a die pad having a first and a second surface, said die being mounted on said first surface ; and

a plurality of leads electrically connected to the active surface of said die through a plurality of bonding wires;

10 an encapsulant for sealing an upper mold containing said die and leadframe; and

a heat sink mounted to the second surface of said die pad and the plurality of leads with a thermally conductive and electrically insulating adhesive glue.

15 2. The semiconductor package of Claim 1, wherein said heat sink is made of copper, copper alloy, aluminum or aluminum alloy.

3. The semiconductor package of Claim 1, wherein said adhesive glue is made of epoxy, B-stage epoxy or silicone.

20 4. The semiconductor package of Claim 1, wherein said leadframe is of a cavity-up or cavity-down type.

5. The semiconductor package of Claim 4, wherein said heat sink further comprises a heat radiator on its top if said leadframe is of a cavity-down type.

25 6. The semiconductor package of Claim 1, manufactured by steps of:

(a) mounting said die to the first surface of said die pad and using the plurality of bonding wires to electrically connect the active surface of said die and the plurality of leads ;

5 (b) encapsulating an upper mold for sealing said die and said leadframe formed by the die and the plurality of leads;

(c) mounting said heat sink to the second surface of said die pad and a part of the plurality of leads with the thermally conductive and electrically insulating adhesive glue; and

(d) forming and singulating said leadframe.

10 7. The semiconductor package of Claim 6, wherein in step (d), said leadframe is of a cavity-up or cavity-down type.

8. A semiconductor package for enhancing heat dissipation, comprising:

a die including an active surface and a second surface;

15 a leadframe, including:

a central-hole die pad having a first surface and a second surface, said first surface being mounted to said die; and

a plurality of leads electrically connected to the active surface of said die through a plurality of bonding wires;

20 an encapsulant for sealing an upper mold containing said die and leadframe; and

a heat sink of a T-type structure, mounted to the second surface of said die, the second surface of said die pad and the plurality of leads with a thermally conductive and electrically insulating adhesive glue.

25 9. The semiconductor package of Claim 8, wherein said heat sink

is made of copper, copper alloy, aluminum or aluminum alloy.

10. The semiconductor package of Claim 8, wherein said adhesive glue is made of epoxy, B-stage epoxy or silicone.

11. The semiconductor package of Claim 8, wherein said
5 leadframe is of a cavity-up or cavity-down type.

12. The semiconductor package of Claim 11, wherein the top of said heat sink further comprises a heat radiator if said leadframe is of a cavity-down type.

13. The semiconductor package of Claim 8, manufactured by
10 steps of:

(a) mounting said die to the first surface of said die pad, and using the plurality of bonding wires to electrically connect the active surface of said die and the plurality of leads;

(b) encapsulating an upper mold for sealing said die and said
15 leadframe formed by the die and the plurality of leads;

(c) mounting said heat sink to the second surface of said die, the second surface of said die pad and a part of the plurality of leads with a thermally conductive and electrically insulating adhesive glue; and

(d) forming and singulating said leadframe.

14. The semiconductor package of Claim 13, wherein in step (d),
20 said leadframe is of a cavity-up or cavity-down type.

15. A semiconductor package for enhancing heat dissipation, comprising:

a die including an active surface;

25 a leadframe including a plurality of leads for mounting said die, and

the plurality of leads electrically connected to the active surface of said die through a plurality of bonding wires;

an encapsulant for sealing an upper mold containing said die and leadframe; and

5 a heat sink mounted to the plurality of leads with a thermally conductive and electrically insulating adhesive glue.

16. The semiconductor package of Claim 15, wherein said heat sink is made of copper, copper alloy, aluminum or aluminum alloy.

10 17. The semiconductor package of Claim 15, wherein said adhesive glue is made of epoxy, B-stage epoxy or silicone.

18. The semiconductor package of Claim 15, wherein said leadframe is of a cavity-up or cavity-down type.

15 19. The semiconductor package of Claim 18, wherein the top of said heat sink further comprises a heat radiator if said leadframe is of a cavity-down type.

20. The semiconductor package of Claim 15, manufactured by steps of:

20 (a) mounting said die to the plurality of leads, and using the plurality of bonding wires to electrically connect the active surface of said die and the plurality of leads;

(b) encapsulating the upper mold for sealing said die and said leadframe formed by the die and the plurality of leads;

(c) mounting said heat sink to a part of the plurality of leads with thermally conductive and electrically insulating adhesive glue; and

25 (d) forming and singulating said leadframe.

ABSTRACT OF THE DISCLOSURE

The present invention discloses a semiconductor package for enhancing heat dissipation. Only an upper mold of the semiconductor package is encapsulated, and a heat sink having a thickness variable with demands is mounted to a die pad and a part of a plurality of leads with thermally conductive and electrically insulating adhesive glue. As the thickness of the heat sink is adjustable according to user's demands, the present invention is more suitable for manufacturing thin products. The width of the heat sink covers the die pad and a part of the plurality of leads. Therefore, the heat generated by the die could be not only dissipated to the atmosphere through the leadframe, but also dissipated through a printed circuit board connected to the leads of the leadframe.




FIG. 1 (Prior Art)




FIG. 2 (Prior Art)




FIG. 3(a)




FIG. 3(b)




FIG. 3(c)




FIG. 3(d)




FIG. 4




FIG. 5




FIG. 6

ATTORNEY DOCKET NO.: _____

PATENT

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; and

I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SEMICONDUCTOR PACKAGE FOR ENHANCING HEAT DISSIPATION

the specification of which:

X is attached hereto.

_____ was filed on _____ as Application Serial No. _____
_____ and was amended on _____ (if applicable)
(Attorney Docket No. _____.)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Office all information known to me to be material to the patentability of this application as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of any application on which priority is claimed:

Country	Number	Date Filed	Priority Claimed
<u>Taiwan, R.O.C.</u>	<u>89115701</u>	<u>4 August 2000</u>	<u>Yes</u>
_____	_____	_____	_____

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose to the Office all information known to me to be material to patentability of the application as defined in 37 CFR § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending)
_____	_____	_____

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: THOMAS L. CRISMAN, Reg. No. 24,846; THOMAS L. CANTRELL, Reg. No. 20,849; STANLEY R. MOORE, Reg. No. 26,958; H. MATHEWS GARLAND, Reg. No. 19,129; GERALD T. WELCH, Reg. No. 30,332; ROGER L. MAXWELL, Reg. No. 31,855; P. WESTON MUSSELMAN, JR., Reg. No. 31,644; J. KEVIN GRAY, Reg. No. 37,141; JEFFERY E. BACON, Reg. No. 35,055; STEVEN R. GREENFIELD, Reg. No. 38,166; ANDRE M. SZUWALSKI, Reg. No. 35,701; STUART D. DWORK, Reg. No. 31,103; CRAIG A. HOERSTEN, Reg. No. 38,917; RICHARD J. MOURA, Reg. No. 34,883; RICHARD L. MYSLIWIEC, Reg. No. 40,098; and RAYMOND VAN DYKE, Reg. No. 34,746, of the firm of JENKENS & GILCHRIST, 3200 Fountain Place, 1445 Ross Avenue, Dallas, Texas 75202-2799; and

Address all telephone calls and correspondence to:

Stanley R. Moore, Esq.
Jenkins & Gilchrist, P.C.
3200 Fountain Place
1445 Ross Avenue
Dallas, Texas 75202-2799
214/855-4500

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

1	Chien-Ping Huang Full Name	Chien-Ping Huang Inventor's Signature	Aug 24, 2000 Date
	No. 8, Alley 26, Kang-Chuang Street, Chu-Tung Town, Hsinchu Hsien, Taiwan, R.O.C. Residence		
	Taiwan, R.O.C. Citizenship		
No. 123, Sec. 3, Da Fong Rd., Tantz, Taichung, Taiwan, R.O.C. Post Office Address			
2	Full Name	Inventor's Signature	Date
	Residence		
	Citizenship		
Post Office Address			
3	Full Name	Inventor's Signature	Date
	Residence		
	Citizenship		
Post Office Address			
4	Full Name	Inventor's Signature	Date
	Residence		
	Citizenship		
Post Office Address			